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TECHNICAL ABSTRACT 
O F  
Current Regulating Voltage Divider 
The invention relates to voltage regulation systems and 
more specifically to a voltage control system which regulates by 
shunting the load curreht. 
As shown by the single figure of the drawing, the currant 
reiulator 24 provides a voltage control between a center line 19 .. 
and a more positive input line 15 and a les'ser positive voltage. 
input line 17. The system has a conventional voltage samplihg 
stage 22 for the center line 19 as well as conventional preregu- 
lator 21 and driver 23 stages. The loads between the center 
line 19 and the two input lines.15, 17 are each shunted by a 
transistor Ql or Q2 whose base voltage is determined by the 
driver stage 23, and whiah voltage is normally at a level to turn- 
the transistors off. The transistors pl, Q2 are of the opposite . 
conducting type and when the loads vary so as to change the centel 
line voltage 19, the proper transistor comes on to supply or pass 
the necessary current to maintain the line voltage level. 
The novelty of the invention lies in the arxangement'of 
. . transistors Ql and Q2 with respect to the load whereby a novel 
system of dividing voltage levels has been acaomplished by 
regulating current flow, which aside fra small leakage and 
regulation losses, ha9 a po&r loss determined by the imbalance 
in current requirements fot the loads. Herebefore, circuits to 
divide ourrent required that the power loss in the.circuit be a 
significant part of the total power usage. 
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SUMMARY OF THE INVENTION 
The present invention provides a voltage control between a 
center line and a more positive voltage input line and a lesser  
positive voltage input line. The control provides a conventional 
voltage sampling means for the center line, as well as conven- 
tional preregulator, comparison, and driver stages. The loads 
between the center line and two input lines are each shunted by 
a transistor whose base voltage is determined by the dri.ver 
stage, and which voltage is normally at a level to turn the 
transistors off. The transistors are of the opposite conducting 
typ,e and when the loads vary so as to change the center line 
vol tage ,  t h e  p rnpor  t r ans iLs to r  comes on t o  stippLp Q r  pas.; t t ~ ~  
necessary current to maintain the center line voltage level, 
Accordingly, it is an object of the present invention to 
provide a current regulating voltage divider. 
Another object is to provide a voltage divider system that 
has a power loss determined substantially by the imbalance in 
current rdquirements of the loads. 
Other objects, features, and advantages of the invention 
will become apparent as the description proceeds. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The single Figure of the drawings schematically illustrates 
the present invention. 
DESCRIPTION OF THE PREFERRED 
EMBOD Il4ENT 
Referring now to the single Figure wherein it is shown two 
input lines 15 and 17, one relatively negative and the other 
relatively positive, having a substantially constant voilagc 
difference. A center line 19 is also provided whic 
level intermediate of the two input lines. 
p u t  l i n e  15  and a  second e l e c t r i c a l  load  1 3  extends  between the 
c e n t e r  l i n e  1 9  and t h e  nega t ive  i n p u t  l i n e  17,  
The p r e s e n t  i nven t ion  prov ides  a  c u r r e n t  r e g u l a t o r  29 having 
two oppos i t e  conduct ing t r a n s i s t o r s  Ql and Q2 t o  shun t  t h e  loads 
11 and 1 3  and supply o r  pass  c u r r e n t  necessary  t o  main ta in  the I 
v o l t a g e  l e v e l  of  t h e  c e n t e r  l i n e  19 s u b s t a n t i a l l y  oons t an t .  
 he 
t r a n s i s t o r s  Q 1  and Q2 a r e  normally b i a sed  o f f .  The transistors 
I 
a r e  c o n t r o l l e d  by a  p r e r e g u l a t o r  21, comparison r e f e r e n c e  and 
sampling 2 2 ,  and d r i v e r  2 3  s t a g e s ,  
The p r e r e g u l a t o r  2 1  uses  a  s e r i e s  arrangement of a Zener 
diodc 81 and resintor R 1  across t h e  i n p u t  l i nes  1 5 ,  17 to 
e s t a b l i s h  a  v o l t a g e  l e v e l  between t h e  two which i s  a level above 
l i n e  1 9  by s e v e r a l  v o l t s .  To keep t h e  power l o s t  i n  ti?? c i r c u i t  
low, r e s i s t o r  R 1  i s  chosen s u f f i c i e n t l y  l a r g e  t o  reduce t h e  cur -  
r e n t  I1 there through  a s  much a s  p o s s i b l e .  But current TI must  
be kep t  l a r g e  enough t h a t  zener  d iode  Z1 i s  i n  t h e  zener r e g i c n .  
R e s i s t o r  R 2  i s  p laced  between t h e  e m i t t e r  of  PNP transistor 03 
and t h e  p o s i t i v e  i n p u t  l i n e  15 t o  p rov ide  a  v o l t a g e  drop that 
causes  t r a n s i s t o r  03 t o  dec rease  o r  i n c r e a s e  t h e  c u r r e n i  f l o w  T 2  
s o  t h a t  a  s u b s t a n t i a l  c o n s t a n t  c u r r e n t  f low i s  mainta ined.  Re- 
s i s t o r  R 2  i s  chosen a s  l a r g e  a s  p o s s i b l e ,  b u t  j u s t  low enouqh to 
pass  s u f f i c i e n t  c u r r e n t  t o  d r i v e  t r a n s i s t o r  Q5. 
The c o l l e c t o r  of  PNP t r a n s i s t o r  Q3 i s  joined t o  t h e  callec- I 
t o r  of  NPN t r a n s i s t o r  Q 4  of t h e  comparison s t a g e  2 2 .  The emit ter  
of t r a n s i s t o r  Q 4  i s  connected between zener  d iode  2 2  and resis- 
t o r  R3, which a r e  s e r i a l l y  connected between t h e  t w o  i np - i t  l i n e s  
1 5 ,  1 7  t o  provide a  c o n s t a n t  e m i t t e r  vo l t age .  R e s i s t o r  Ri i s  
1 
6 
1 
chosen l a r g e  a s  p o s s i b l e  b u t  must be low enough t o  pass cur ren t  
1 3  a t  a  l e v e l  s i g n i f i c a n t  l a r g e r  t han  t h e  c u r r e n t  I 4  pasting 
through t r a n s i s t o r  Q4,  which i s , app rox ima te ly  t h e  some CI: currc~t E 
1 2  pas s ing  through r e s i s t o r  R2, 
I 
i 
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Resistors R4, R5, and R6 are serially connected hetween the 
center line 19 and the negative input line 17 to sample the volt- 
age of line 19. The resistors R4, R5, and R6 are ehoscn so that 
their sum is large and voltage level of the center of variable 
I 
resistor R5 is approximately equal under current flow to the v o l t  
age level of zener diode 22, but the current flow is l a rge  enough 
to control transistor Q4. Variable Resistor R5 istset to provide 
a base voltage for transistor Q4 very close to the constant emit- 
ter voltage so that slight decreases in the voltage Bevel of the 
center line causes transistor Q4 to effectively increase or 
decrease its resistance between its emitter and coliectnr, As 
khe a u r r e n t  flow to the collector of transistor Q4 Xrom the pre- 
regulator 21 is substantially constant, the increasinq or drc rens  
ing resistance action of transistor Q4 causes a corresponding 
increase or decrease in the voltage level between the collectors 
of transistors Q 3 ,  Q4 and the input lines. 
The voltage from the connecting line 2 6  between t h e  transis- 
I 
tors Q 3  and Q4 is applied by line 27 to the base of transistor Q5 
1 
of the driver stage 2 3 ,  which consists of transistors Q5 and OF 
in an emitter follower configuration serially connected w i t h  re- 
I sistor R7 across the input lines 15, 17. The variation in h a s f  
i 
voltage of transistor Q6 sets the intermediate voltage c a p  L a i r e d  1 i 
E for operating the control NPN transistor Ql and PNP transistor Q.24 
The components of the circuit are selected whereby t r a n s i n -  i 1 
tors Ql and Q2 are off when the loads are operating at a designed I 
level. However, if load 11 should tend to increase (decrease 1 
resistance), for example, the intermediate voltage of tke center  
line will tend to raise to a higher positive value, w h i c l ~  is Be- I r 
tected by the reference sampling stage 2 2 ,  and the base ai the 
control transistors Ql and Q2 will be caused to become more nega- I 
, 
tive by the action of driver transistors Q5 and Q6 decrlasing the 
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c u r r e n t  flow through r e s i s t o r  R 7 .  This  w i l l  r e s u l t  i n  PNP t r a n -  
s i s t o r  9 2  being b i a sed  on t o  shunt  c u r r e n t  around Load 1 3  so ns 
t o  main ta in  t h e  c e n t e r  l i n e  v o l t a g e  l e v e l .  T r a n s i s t o r  Ql will 
remain o f f  i n  t h i s  s i t u a t i o n .  I f  load  1 3  decreased ,  t i l e  base of 
t h e  c o n t r o l  t r a n s i s t o r s  Ql and Q2 w i l l  become more p o s i t i v e  c i ius -#  
i n g  N P N  t r a n s i s t o r  Q 1  t o  be b i a sed  on and PNP t r a n s i s t c r  Q2 t o  
remain of f  s o  c u r r e n t  i s  shunted about l oad  I1 t o  ~pa.intaix? thc 
c e n t e r  l i n e  v o l t a g e  l e v e l .  E 
It  i s  now be l i eved  apparen t  t h a t  a  nove l  system of d i v i d j n g  I 
v o l t a g e  l e v e l s  has been d i s c l o s e d  which a s i d e  from small  leakaqe 
and r e g u l a t i o n  l o s s e s ,  has a power l o s s  determined by the i m -  
balance i n  o u r r e n t  requiremellts of the loads.  It is, t h~re fwic ! ,  
d 
t o  be understood t h a t  w i t h i n  t h e  scope o f  t h e  appended claims, 1 
t h e  i nven t ion  may be p r a c t i c e d  o t h e r  t han  a s  s p e c i f i c a l i y  
descr ibed .  
